











SN54LVC540A, SN74LVC540A

SCAS297N - JANUARY 1993 - REVISED JUNE 2014

SNx4LVC540A Octal Buffers/Drivers with 3-State Outputs

Features

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 5.3 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Ioff Supports Live Insertion, Partial Power Down Mode, and Back Drive Protection
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

2 Applications

Handset: Smartphone

Network Switch

Health and Fitness: Wearables

Description


The SN54LVC540A octal buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC540A octal buffer/driver is designed for 1.65-V to 3.6-V V_{CC} operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SIOC (20)	12.80 mm × 7.50 mm		
	SO (20)	12.60 mm × 5.30 mm		
SN74LVC540A	SSOP (20)	7.50 mm × 5.30 mm		
	TVSOP (20)	5.00 mm × 4.40 mm		
	TSSOP (20)	6.50 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



To Seven Other Channels



Table of Contents

1	Features 1		9.1 Overview	9
2	Applications 1		9.2 Functional Block Diagram	9
3	Description 1		9.3 Feature Description	9
4	Simplified Schematic 1		9.4 Device Functional Modes	9
5	Revision History	10	Application and Implementation	10
6	Pin Configuration and Functions		10.1 Application Information	10
7	Specifications		10.2 Typical Application	10
′	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	11
	5	12	Layout	11
	7.2 Handling Ratings		12.1 Layout Guidelines	
	7.4 Thermal Information		12.2 Layout Example	11
	7.5 Electrical Characteristics	13	Device and Documentation Support	12
	7.6 Switching Characteristics, SN54LVC540A		13.1 Related Links	
	•		13.2 Trademarks	12
	3		13.3 Electrostatic Discharge Caution	
	7.8 Operating Characteristics		13.4 Glossary	
8	7.9 Typical Characteristics 7 Parameter Measurement Information	14	Mechanical, Packaging, and Orderable	
9	Detailed Description 9		Information	12

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision M (May 2005) to Revision N	Page
•	Updated document to new data sheet standards	1
•	Deleted Ordering Information table.	1
•	Added Military Disclaimer to Features list.	1
•	Added Device Information table.	1
•	Added Handling Ratings table.	4
•	Changed MAX ambient temperature to 125°C	5
•	Added Thermal Information table.	5
•	Added Typical Characteristics.	7
•	Added Device and Documentation Support.	12
•	Added ESD warning.	12
	Added Mechanical, Packaging, and Orderable Information.	


Submit Documentation Feedback


Copyright © 1993–2014, Texas Instruments Incorporated



6 Pin Configuration and Functions

SN54LVC540A . . . J OR W PACKAGE SN74LVC540A . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)





Pin Functions

Р	IN	1/0	DECODIDATION
NAME	NO.	I/O	DESCRIPTION
OE1	1	I	Output enable
A1	2	I	A1 input
A2	3	I	A2 input
A3	4	I	A3 input
A4	5	I	A4 input
A5	6	I	A5 input
A6	7	I	A6 input
A7	8	I	A7 input
A8	9	I	A8 input
GND	10	_	Ground pin
Y8	11	0	Y8 output
Y7	12	0	Y7 output
Y6	13	0	Y6 output
Y5	14	0	Y5 output
Y4	15	0	Y4 output
Y3	16	0	Y3 output
Y2	17	0	Y2 output
Y1	18	0	Y1 output
OE2	19	I	Output enable
V _{CC}	20	_	Power pin

Copyright © 1993–2014, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range (2)			6.5	V
Vo	oltage range applied to any output in the high-impedance or power-off state (2)		-0.5	6.5	V
Vo	Voltage range applied to any output in the h	Voltage range applied to any output in the high or low state (2)(3)		V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT	
T _{stg}	Storage temperature rang	e	-65	150	°C	
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	W	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the Recommended Operating Conditions table.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN54LV	C540A	SN74LV	C540A		
			MIN	MAX	MIN	MAX	UNIT	
V	Supply voltage	Operating	2	3.6	1.65	3.6	V	
V_{CC}	Supply voltage	Data retention only	1.5		1.5		V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$			$0.65 \times V_{CC}$			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$				$0.35 \times V_{CC}$		
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$				0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8		
V_{I}	Input voltage		0	5.5	0	5.5	V	
\/	Output voltage	High or low state	0	V_{CC}	0	V_{CC}	V	
Vo	Output voltage	3-state	0	5.5	0	5.5		
		V _{CC} = 1.65 V				-4		
	Lligh lavel output ourrent	$V_{CC} = 2.3 \text{ V}$				-8	mA	
I _{OH}	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12		-12		
		V _{CC} = 3 V		-24		-24		
		V _{CC} = 1.65 V				4		
	Low lovel output output	V _{CC} = 2.3 V				8	mA	
l _{OL}	Low-level output current	V _{CC} = 2.7 V		12		12		
		V _{CC} = 3 V		24		24		
T _A	Operating free-air temperature	,	-55	125	-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

7.4 Thermal Information

		SN74LVC540A					
	THERMAL METRIC ⁽¹⁾	DB	DGV	DW	NS	PW	UNIT
				20 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.5	114.7	88.3	74.7	102.5	
R ₀ JC(top)	Junction-to-case (top) thermal resistance	56.2	29.8	51.1	40.5	35.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	49.7	56.2	50.9	42.3	53.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	18.1	0.8	20.0	14.3	2.2	C/VV
ΨЈВ	Junction-to-board characterization parameter	49.2	55.5	50.5	41.9	52.9	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	-	_	_	_	_	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: SN54LVC540A SN74LVC540A



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	TEST SOMBITIONS	.,	SN54I	_VC540A		SN74	LVC540	Α	
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	UNIT
	1.00	1.65 V to 3.6 V				V _{CC} - 0.2			
	$I_{OH} = -100 \ \mu A$	2.7 V to 3.6 V	V _{CC} - 0.2						
	$I_{OH} = -4 \text{ mA}$	1.65 V				1.2			
V_{OH}	$I_{OH} = -8 \text{ mA}$	2.3 V				1.7			V
	1. 12 m/	2.7 V	2.2			2.2			
	$I_{OH} = -12 \text{ mA}$	3 V	2.4			2.4			
	I _{OH} = -24 mA	3 V	2.2			2.2			
	1. 100	1.65 V to 3.6 V						0.2	
	$I_{OL} = 100 \mu A$	2.7 V to 3.6 V			0.2				V
\ <i>/</i>	I _{OL} = 4 mA	1.65 V						0.45	
V_{OL}	I _{OL} = 8 mA	2.3 V						0.7	
	I _{OL} = 12 mA	2.7 V			0.4			0.4	
	I _{OL} = 24 mA	3 V			0.55			0.55	
I _I	$V_1 = 0 \text{ to } 5.5 \text{ V}$	3.6 V			±5			±5	μΑ
I _{off}	V_I or $V_O = 5.5 \text{ V}$	0						±10	μΑ
I_{OZ}	$V_0 = 0 \text{ to } 5.5 \text{ V}$	3.6 V			±15			±10	μΑ
1	$V_I = V_{CC}$ or GND	3.6 V			10			10	
I _{CC}	$3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{(2)}$ $I_0 = 0$	3.6 V			10			10	μA
ΔI_{CC}	One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND	2.7 V to 3.6 V			500			500	μΑ
C _i	V _I = V _{CC} or GND	3.3 V	-	4			4		pF
Co	$V_O = V_{CC}$ or GND	3.3 V		5.5			5.5		pF

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (2) This applies in the disabled state only.

7.6 Switching Characteristics, SN54LVC540A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			9				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2	.7 V	V _{CC} = 3 ± 0.3	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	Α	Υ		7.1	1	5.3	ns
t _{en}	ŌE	Υ		8	1	6.6	ns
t _{dis}	ŌĒ	Υ		8.2	1	7.4	ns

7.7 Switching Characteristics, SN74LVC540A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

						SN74LV	/C540A				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Υ	1	16.4	1	7.8	1	7.1	1.4	5.3	ns
t _{en}	ŌĒ	Υ	1	16.5	1	10.5	1	8	1.1	6.6	ns
t _{dis}	ŌĒ	Υ	1	15.9	1	9	1	8.2	1.8	7.4	ns
t _{sk(o)}	_									1	ns

Product Folder Links: SN54LVC540A SN74LVC540A




7.8 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
Power dissipation capacitance per		Outputs enabled	f = 10 MHz	63	56	31	5E
C_{pd}	C _{pd} buffer/driver	Outputs disabled	1 = 10 101112	3	3	3	pF

7.9 Typical Characteristics







Figure 2. TPD Across Temperature at 3.3 V




8 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

	~ A		\sim		\sim		
L	DΑ	יש	u	ĸ	U	U	ш

.,	INPUTS		.,	.,			.,	
V _{CC}	V_{I}	t _r /t _f	V _M	V _{LOAD}	CL	R _L	V_{Δ}	
1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V	
2.5 V \pm 0.2 V	V_{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



Detailed Description

9.1 Overview

These devices are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package that facilitate printed circuit board layout. The 3-state control gate is a 2-input AND gate with active-low inputs so that, if either output-enable (OE1 or OE2) input is high, all outputs are in the high-impedance state. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment. These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

9.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

9.3 Feature Description

- Wide operating voltage range
 - Operates from 1.65 V to 3.6 V
- Allows down voltage translation
 - Inputs accept voltages to 5.5 V
- I_{off} Feature
 - Allows voltages on the inputs and outputs when V_{CC} is 0 V

9.4 Device Functional Modes

Table 1. Function Table

	INPUTS	OUTPUT	
OE1	OE2	Α	Υ
L	L	L	Н
L	L	Н	L
Н	X	X	Z
X	Н	Χ	Z

Copyright © 1993-2014, Texas Instruments Incorporated Submit Documentation Feedback



10 Application and Implementation

10.1 Application Information

The SN74LVC540A is a high drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched . It can produce 24 mA of drive current at 3.3 V making it ideal for driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5 V tolerant allowing it to translate down to $V_{\rm CC}$.

10.2 Typical Application




Figure 5. Typical Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.


10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - Rise time and fall time specs: See (Δt/ΔV) in the Recommended Operating Conditions table.
 - Specified high and low levels: See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended; if there are multiple V_{CC} pins, then 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and a 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. It is generally OK to float outputs unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the IO's so they also cannot float when disabled.

12.2 Layout Example




Figure 7. Layout Diagram



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	ER SAMPLE & BUY TECHNIC DOCUMEN		TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54LVC540A	Click here	Click here	Click here	Click here	Click here
SN74LVC540A	Click here	Click here	Click here	Click here	Click here

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 7-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
part namber	(1)	(2)			(3)	(4)	(5)		(6)
SN74LVC540ADBR	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC540A
SN74LVC540ADGVR	Active	Production	TVSOP (DGV) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC540A
SN74LVC540ADW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC540A
SN74LVC540ADWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC540A
SN74LVC540ANSR	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC540A
SN74LVC540APW	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC540A
SN74LVC540APWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC540A
SN74LVC540APWT	Active	Production	TSSOP (PW) 20	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC540A

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 7-May-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC540A:

Automotive : SN74LVC540A-Q1

Enhanced Product: SN74LVC540A-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 13-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC540ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVC540ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC540ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVC540ANSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVC540APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVC540APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com 13-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC540ADBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74LVC540ADGVR	TVSOP	DGV	20	2000	356.0	356.0	35.0
SN74LVC540ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVC540ANSR	SOP	NS	20	2000	367.0	367.0	45.0
SN74LVC540APWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74LVC540APWT	TSSOP	PW	20	250	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 13-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVC540ADW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVC540ADW.Z	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVC540ADWG4	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVC540APW	PW	TSSOP	20	70	530	10.2	3600	3.5
SN74LVC540APW.Z	PW	TSSOP	20	70	530	10.2	3600	3.5





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated